# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

#### BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

OTHER:

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

L Number	Hits	Search Text	DB	Time stamp
-	2	5889996.pn.	USPAT;	2004/07/29 15:47
		·	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
-	2	5768593.pn.	USPĀT;	2004/07/29 15:48
		•	US-PGPUB;	
			EPO; JPO;	. ]
			DERWENT;	
			IBM TDB	
-	33	5768593.URPN.	USPĀT	2004/07/29 15:47
i -	12	5889996.URPN.	USPAT	2004/07/29 15:48
-	2	5872978.pn.	USPAT;	2004/07/29 15:51
		•	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
_	4	5872978.URPN.	USPAT	2004/07/29 15:50
_	2	4638423.pn.	USPAT;	2004/07/29 15:52
		'	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
-	33	4638423.URPN.	USPAT	2004/07/29 15:51
_	2	5872978.pn.	USPAT;	2004/07/29 15:54
		1	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
_	4	5872978.URPN.	USPAT	2004/07/29 15:52
_	13	(5768593.URPN. or 5889996.URPN. or 4638423.URPN.) and (vm or	USPAT;	2004/07/29 16:28
		jvm or (virtual adj machine)) and interpret\$3 and native and (loop\$3 or	US-PGPUB;	
		repeat\$3) and (memory or address\$3 or range)	EPO; JPO;	
			DERWENT;	•
			IBM TDB	
-	11216	(wat or (way near3 ahead) or awat or (away near3 ahead) or (ahead near3	USPAT;	2004/07/29 16:29
		time))	US-PGPUB;	
		, , , , , , , , , , , , , , , , , , ,	EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	415	(wat or (way near3 ahead) or awat or (away near3 ahead) or (ahead near3	USPĀT;	2004/07/29 16:30
		time)) and (java or bytecode or byte-code) and (compil\$5 or optimiz\$5	US-PGPUB;	
		or optimis\$5)	EPO; JPO;	
		•	DERWENT;	
			IBM_TDB	
-	35	(wat or (way near3 ahead) or awat or (away near3 ahead) or (ahead near3	USPĀT;	2004/07/29 16:34
)		time) ) and (java or bytecode or byte-code) and (compil\$5 or optimiz\$5	US-PGPUB;	
		or optimis\$5) and 717/???.ccls.	EPO; JPO;	
		•	DERWENT;	
			IBM TDB	
	264	(wat or (way near3 ahead) or awat or (away near3 ahead) or (ahead near3	USPAT;	2004/07/29 16:36
		time) ) and (java or bytecode or byte-code) and (compil\$5 or optimiz\$5	US-PGPUB;	
		or optimis\$5) and loop\$3	EPO; JPO;	
		· · · ·	DERWENT;	
			IBM_TDB	
	6986480	way ahead of time	USPAT;	2004/07/29 16:35
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM TDB	

r	_			
-	23527	(way ahead of time) and (java or bytecode or byte-code)	USPAT;	2004/07/29 16:35
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
		*	IBM_TDB	
-	264	(wat or (way near3 ahead) or awat or (away near3 ahead) or (ahead near3	USPAT;	2004/07/29 16:36
		time) ) and (java or bytecode or byte-code) and (compil\$5 or optimiz\$5	US-PGPUB;	
		or optimis\$5) and loop\$3 and (way ahead of time)	EPO; JPO;	
			DERWENT;	
			IBM TDB	
-	315891	(way ahead of time).ti.	USPAT;	2004/07/29 16:36
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	0	((way adj ahead) near3 time).ti.	USPĀT;	2004/07/29 16:37
	-		US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
ļ			IBM_TDB	
-	4	((way adj ahead)).ti.	USPAT;	2004/07/29 16:37
1			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
1			IBM_TDB	
-	1	((away adj ahead)).ti.	USPAT;	2004/07/29 16:39
			US-PGPUB;	2004/07/27 10.37
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
_	0	toba and comil\$5	USPAT;	2004/07/29 16:41
	"	took and connips	US-PGPUB;	2004/07/29 10:41
			EPO; JPO;	
			DERWENT;	
•			IBM TDB	
<u>-</u>	0	aot and comil\$5		2004/07/20 16:41
		aot and commas	USPAT; US-PGPUB;	2004/07/29 16:41
ļ			EPO; JPO;	
			DERWENT;	
l _	28	aot and compil\$5	IBM_TDB	2004/07/20 16-41
	20	aot aid compn\$5	USPAT;	2004/07/29 16:41
			US-PGPUB;	
			EPO; JPO; DERWENT;	
_	20	toba and compil\$5	IBM_TDB USPAT;	2004/07/20 16:46
	20	took and compiles	USPAT; US-PGPUB;	2004/07/29 16:46
•			,	
			EPO; JPO; DERWENT;	
			IBM TDB	
_	320	717/140.ccls.	USPAT;	2004/07/20 15 45
	] 320	717710.0015.	,	2004/07/29 16:46
			US-PGPUB;	
	ļ		EPO; JPO;	
	1		DERWENT;	
_	166	717/148.ccls.	IBM_TDB	2004/07/20 : 4 : -
-	100	/ 1 // 140.CCIS.	USPAT;	2004/07/29 16:47
		,	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
	130	717/1601-	IBM_TDB	
_	130	717/160.ccls.	USPAT;	2004/07/29 16:47
	1		US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
	1		IBM_TDB	

-	8	(compil\$5 near3 native) same loop\$3 and (jvm or vm or bytecode or	USPAT;	2004/08/05 13:50
		byte-code)	US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	1	5768593.pn. and loop\$3	USPAT;	2004/08/05 13:46
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	1	5768593.pn. and loop\$3 and execut\$3	USPAT;	2004/08/05 13:47
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	0	(compil\$5 near3 native) same loop\$3 and (backward near2 loop\$3)	USPAT;	2004/08/05 13:51
			US-PGPUB;	
			EPO; JPO;	
		·	DERWENT;	
			IBM_TDB	
•	2	(compil\$5 near3 native) same loop\$3 and (backward near2 branch\$3)	USPAT;	2004/08/05 13:52
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	2	(compil\$5 near3 native) same loop\$3 and (conditional near2 branch\$3)	USPAT;	2004/08/05 13:53
			US-PGPUB;	
			EPO; JPO;	
			DERWENT;	
		Į	IBM TDB	

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publica	tions/Services Standards Conferences Careers/Jobs				
JEEE	Welcome United States Patent and Trademark Office				
Help FAQ Terms IEEE	Peer Review Quick Links Se.				
Welcome to IEEE Xplores  - Home - What Can I Access? - Log-out	Your search matched 3 of 1058483 documents.  A maximum of 500 results are displayed, 50 to a page, sorted by Relevance Descending order.  Refine This Search:				
Tables of Contents	You may refine your search by editing the current search expression or enterinew one in the text box.				
O- Journals & Magazines	hybrid <and>compiler<and>loop  Search</and></and>				
Conference Proceedings Standards	Check to search within this result set  Results Key:				
Search	JNL = Journal or Magazine CNF = Conference STD = Standard				
O- By Author O- Basic O- Advanced  Member Services	1 NAPA C: compiling for a hybrid RISC/FPGA architecture Gokhale, M.B.; Stone, J.M.; FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on , 15-17 April 1998 Pages:126 - 135				
O- Join IEEE O- Establish IEEE	[Abstract] [PDF Full-Text (204 KB)] IEEE CNF				
Web Account  - Access the IEEE Member Digital Library	2 An object oriented dynamic simulation architecture for rapid spaced prototyping Strunce, R.R., Jr.; Maher, F.H.; Aerospace Conference Proceedings, 2000 IEEE, Volume: 11, 18-25 March 20 Pages: 529 - 537 vol.1				
O- Access the IEEE Enterprise	[Abstract] [PDF Full-Text (1372 KB)] IEEE CNF				
File Cabinet	3 Software pipelining for Jetpipeline architecture Katahira, M.; Sasaki, T.; Hong Shen; Kobayashi, H.; Nakamura, T.; Parallel Architectures, Algorithms and Networks, 1994. (ISPAN) International Symposium on , 14-16 Dec. 1994 Pages:127 - 134				

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

[PDF Full-Text (392 KB)]

Copyright © 2004 IEEE — All rights reserved

[Abstract]

IEEE CNF

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publica	Welcome United States Patent and Trademark Office				
Help FAQ Terms IEE	E Peer Review Quick Links Se.				
Welcome to IEEE Xplores  - Home - What Can I Access? - Log-out	Your search matched 2 of 1058483 documents.  A maximum of 500 results are displayed, 50 to a page, sorted by Relevance Descending order.				
Tables of Contents	<b>Refine This Search:</b> You may refine your search by editing the current search expression or enterinew one in the text box.				
O- Journals & Magazines	branch <and>java<and>native</and></and>				
Conference Proceedings C- Standards	Check to search within this result set  Results Key:				
	JNL = Journal or Magazine CNF = Conference STD = Standard				
Search O- By Author O- Basic O- Advanced	1 A study of the cache and branch performance issues with running Jon current hardware platforms  Hsieh, CH.A.; Conte, M.T.; Johnson, T.L.; Gyllenhaal, J.C.; Hwu, WM.W.;				
Member Services	Compcon '97. Proceedings, IEEE, 23-26 Feb. 1997 Pages: 211 - 216				
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (564 KB)] IEEE CNF				
O- Access the IEEE Member Digital Library	2 Quick and easy interactive molecular dynamics using Java3D Vormoor, O.; Computing in Science & Engineering [see also IEEE Computational Science ar Engineering], Volume: 3, Issue: 5, SeptOct. 2001				
IEEE Enterprise	Pages:98 - 104				

Print Format

O- Access the

**IEEE Enterprise File Cabinet** 

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Back to Top

[Abstract] [PDF Full-Text (336 KB)] IEEE JNL

Copyright © 2004 IEEE - All rights reserved

h eee e eee g e ch e ch e

b ch c e



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library • O The Guide

loop\* and native and performance



## THE ASMODICITATELE BRARY

Feedback Report a problem Satisfaction survey

Terms used **loop** and **native** and **performance** 

Found 23,313 of 140,980

Sort results by

relevance

Save results to a Binder

Search Tips

Try an <u>Advanced Search</u> Try this search in <u>The ACM Guide</u>

Display results expanded form

☐ Open results in a new window

Result page: 1 2 3 4 5 6 7 8 9 10 next

Best 200 shown

Results 1 - 20 of 200

Relevance scale

1 Performance measurement of dynamically compiled Java executions

Tia Newhall, Barton P. Miller

June 1999 Proceedings of the ACM 1999 conference on Java Grande

Full text available: pdf(1.54 MB)

Additional Information: full citation, references, citings, index terms

Keywords: Java, dynamic compilation, performance profiling tool

<sup>2</sup> The structure and performance of interpreters

Theodore H. Romer, Dennis Lee, Geoffrey M. Voelker, Alec Wolman, Wayne A. Wong, Jean-Loup Baer, Brian N. Bershad, Henry M. Levy

September 1996 Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, Volume 31, 30 Issue 9, 5

Full text available: pdf(1.17 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Interpreted languages have become increasingly popular due to demands for rapid program development, ease of use, portability, and safety. Beyond the general impression that they are "slow," however, little has been documented about the performance of interpreters as a class of applications. This paper examines interpreter performance by measuring and analyzing interpreters from both software and hardware perspectives. As examples, we measure the MIPSI, Java, Perl, and Tcl interpreters running an ...

3 <u>Design, implementation, and performance measurement of a native-mode ATM transport layer (extended version)</u>

R. Ahuja, S. Keshav, H. Saran

August 1996 IEEE/ACM Transactions on Networking (TON), Volume 4 Issue 4

Full text available: pdf(1.66 MB)

Additional Information: full citation, references, index terms

**Keywords**: AAL 5, asynchronous transfer mode, native-mode ATM, personal computer, transport layer

Increasing the portability and re-usability of protocol code Bobby Krupczak, Kenneth L. Calvert, Mostafa H. Ammar August 1997 IEEE/ACM Transactions on Networking (TON), Volume 5 Issue 4

Full text available: pdf(283.64 KB) Additional Information: full citation, references, index terms

Keywords: portability, protocol deployment, protocol implementation, protocol subsystem

Techniques for obtaining high performance in Java programs Iffat H. Kazi, Howard H. Chen, Berdenia Stanley, David J. Lilja September 2000 ACM Computing Surveys (CSUR), Volume 32 Issue 3

Full text available: pdf(816.13 KB)

Additional Information: full citation, abstract, references, citings, index terms

This survey describes research directions in techniques to improve the performance of programs written in the Java programming language. The standard technique for Java execution is interpretation, which provides for extensive portability of programs. A Java interpreter dynamically executes Java bytecodes, which comprise the instruction set of the Java Virtual Machine (JVM). Execution time performance of Java programs can be improved through compilation, possibly at the expense of portabili ...

**Keywords**: Java, Java virtual machine, bytecode-to-source translators, direct compilers, dynamic compilation, interpreters, just-in-time compilers

Obtaining sequential efficiency for concurrent object-oriented languages

John Plevyak, Xingbin Zhang, Andrew A. Chien

January 1995 Proceedings of the 22nd ACM SIGPLAN-SIGACT symposium on Principles
of programming languages

Full text available: pdf(1.09 MB)

Additional Information: full citation, abstract, references, citings, index terms

Concurrent object-oriented programming (COOP) languages focus the abstraction and encapsulation power of abstract data types on the problem of concurrency control. In particular, pure fine-grained concurrent object-oriented languages (as opposed to hybrid or data parallel) provides the programmer with a simple, uniform, and flexible model while exposing maximum concurrency. While such languages promise to greatly reduce the complexity of large-scale concurrent programming, the popularity of ...

An architectural framework for migration from CISC to higher performance platforms Gabriel M. Silberman, Kemal Ebcioğlu August 1992 Proceedings of the 6th international conference on Supercomputing

Full text available: pdf(2.04 MB)

Additional Information: full citation, abstract, references, citings, index terms

We describe a novel architectural framework that allows software applications written for a given Complex Instruction Set Computer (CISC) to migrate to a different, higher performance architecture, without a significant investment on the part of the application user or developer. The framework provides a hardware mechanism for seamless switching between two instruction sets, resulting in a machine that enhances application performance while keeping the same program behavior (from a user per ...

8 <u>Dynamic native optimization of interpreters</u>
Gregory T. Sullivan, Derek L. Bruening, Iris Baron, Timothy Garnett, Saman Amarasinghe

# June 2003 Proceedings of the 2003 workshop on Interpreters, Virtual Machines and Emulators

Full text available: pdf(150.25 KB) Additional Information: full citation, abstract, references, index terms

For domain specific languages, "scripting languages", dynamic languages, and for virtual machine-based languages, the most straightforward implementation strategy is to write an interpreter. A simple interpreter consists of a loop that fetches the next bytecode, dispatches to the routine handling that bytecode, then loops. There are many ways to improve upon this simple mechanism, but as long as the execution of the program is driven by a representation of the program other than as a stream of n ...

9 Session 17: architecture: Sunder: a programmable hardware prefetch architecture for numerical loops



Tzi-cker Chiueh

November 1994 Proceedings of the 1994 ACM/IEEE conference on Supercomputing

Full text available: pdf(922.38 KB) Additional Information: full citation, abstract, references, citings

Beyond data caching, data prefetching is by far the most effective way to address the memory access bottleneck associated with high-performance processors. This is particularly true for scientific programs whose working sets cannot be easily fit into the on-chip data cache. This paper proposes a new data prefetching architecture called **Sunder**, which combines the flexibility and accurateness of software prefetching and the transparency and low-overhead of hardware prefetching. Th ...

10 The trade-off between implicit and explicit data distribution in shared-memory programming paradigms

Dimitrios S. Nikolopoulos, Eduard Ayguadé, Theodore S. Papatheodorou, Constantine D. Polychronopoulos, Jesús Labarta

June 2001 Proceedings of the 15th international conference on Supercomputing

Full text available: pdf(289.84 KB)

Additional Information: full citation, abstract, references, citings, index terms

This paper explores previously established and novel methods for scaling the performance of OpenMP on NUMA architectures. The spectrum of methods under investigation includes OS-level automatic page placement algorithms, dynamic page migrationd manual data distribution. The trade-off that these methods face lies between performance and programming effort. Automatic page placement algorithms are transparent to the programmer, but may compromise memory access locality. Dynamic page migration is ...

**Keywords**: OpenMP, data distribution, operating systems, page migration, performance evaluation, runtime systems

11 Register tiling in nonrectangular iteration spaces

Marta Jiménez, José M. Llabería, Agustín Fernández

July 2002 ACM Transactions on Programming Languages and Systems (TOPLAS), Volume 24 Issue 4

Full text available: pdf(2.21 MB)

Additional Information: full citation, abstract, references, index terms

Loop tiling is a well-known loop transformation generally used to expose coarse-grain parallelism and to exploit data reuse at the cache level. Tiling can also be used to exploit data reuse at the register level and to improve a program's ILP. However, previous proposals in the literature (as well as commercial compilers) are only able to perform multidimensional tiling for the register level when the iteration space is rectangular. In this article we present a new general algorithm to perform m ...

**Keywords**: Data reuse, locality, loop optimization, loop tiling, register level

12 Resource widening versus replication: limits and performance-cost trade-off David López, Josep Llosa, Mateo Valero, Eduard Ayguadé July 1998 Proceedings of the 12th international conference on Supercomputing Full text available: pdf(1.23 MB) Additional Information: full citation, references, citings, index terms



13 Performance of hybrid message-passing and shared-memory parallelism for discrete element modeling



D. S. Henty

November 2000 Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM)

Publisher Site

Full text available: pdf(197.99 KB) Additional Information: full citation, abstract, references, citings, index terms

The current trend in HPC hardware is towards clusters of shared-memory (SMP) compute nodes. For applications developers the major question is how best to program these SMP clusters. To address this we study an algorithm from Discrete Element Modeling, parallelized using both the message-passing and shared-memory models simultaneously ("hybrid" parallelization). The natural load-balancing methods are different in the two parallel models, the shared-memory method being in princip ...

14 Improving Java performance using hardware translation Ramesh Radhakrishnan, Ravi Bhargava, Lizy K. John June 2001 Proceedings of the 15th international conference on Supercomputing



Additional Information: full citation, abstract, references, citings, index

State of the art Java Virtual Machines with Just-In-Time (JIT) compilers make use of advanced compiler techniques, run-time profiling and adaptive compilation to improve performance. However, these techniques for alleviating performance bottlenecks are more effective in long running workloads, such as server applications. Short running Java programs, or client workloads, spend a large fraction of their execution time in compilation instead of useful execution when run using JIT compilers. In ...

<sup>15</sup> A comparison of empirical and model-driven optimization

Kamen Yotov, Xiaoming Li, Gang Ren, Michael Cibulskis, Gerald DeJong, Maria Garzaran, David Padua, Keshav Pingali, Paul Stodghill, Peng Wu

May 2003 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, Volume 38 Issue 5


Full text available: pdf(448.74 KB)

Additional Information: full citation, abstract, references, citings, index


Empirical program optimizers estimate the values of key optimization parameters by generating different program versions and running them on the actual hardware to determine which values give the best performance. In contrast, conventional compilers use models of programs and machines to choose these parameters. It is widely believed that model-driven optimization does not compete with empirical optimization, but few quantitative comparisons have been done to date. To make such a comparison, we ...

Keywords: BLAS, blocking, code generation, compilers, empirical optimization, memory hierarchy, model-driven optimization, program transformation, tiling, unrolling

16 Nonlinear array layouts for hierarchical memory systems



Full text available: pdf(2.20 MB) Additional Information: full citation, references, citings, index terms



Mikio Takeuchi, Hideaki Komatsu, Toshio Nakatani

June 2003 Proceedings of the 17th annual international conference on Supercomputing

Full text available: pdf(227.01 KB) Additional Information: full citation, abstract, references, index terms

The bit-by-bit reproducibility of floating-point results, which is defined by the IEEE 754 standard, prohibits optimizations such as reassociation and the use of native operations such as fused multiply-add (FMA), and thus it significantly impairs floating-point performance. Recent network-oriented languages such as Java strictly conform to the standard, and thus their numerical computing performance becomes inherently lower than conventional languages. In this paper, we propose a new software te ...

**Keywords**: IA-64, IEEE 754, Java, accuracy, bit-by-bit reproducibility, floating-point speculation, fused multiply-add, instruction-level parallelism, just-in-time compiler, loop unrolling, prefetching, privatization, reassociation, software pipelining, striding

18 AJaPACK: experiments in performance portable parallel Java numerical libraries Shigeo Itou, Satoshi Matsuoka, Hirokazu Hasegawa

June 2000 Proceedings of the ACM 2000 conference on Java Grande

Full text available: pdf(976.22 KB) Additional Information: full citation, references, citings, index terms

19 Performance issues of scientific programming in Ada 95

James B. White

November 1997 Proceedings of the conference on TRI-Ada '97

Full text available: pdf(1.35 MB) Additional Information: full citation, references, index terms

<sup>20</sup> The NINJA project

José E. Moreira, Samuel P. Midkiff, Manish Gupta, Pedro V. Artigas, Peng Wu, George Almasi October 2001 **Communications of the ACM**, Volume 44 Issue 10

Full text available: pdf(170.38 KB)

html(36.55 KB)

Additional Information: full citation, references, citings, index terms

Results 1 - 20 of 200

Result page: 1 2 3 4 5 6 7 8 9 10 next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library O The Guide

caffeine and native and branch

SHARM

### ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Terms used caffeine and native and branch

Found 1,476 of 140,980

Sort results by Display

results

relevance

Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

next

expanded form

Open results in a new window

Results 1 - 20 of 200 Best 200 shown

Result page: **1** 2 3 4 5 6 7 8 9 10

Relevance scale .

How java programs interact with virtual machines at the microarchitectural level Lieven Eeckhout, Andy Georges, Koen De Bosschere


October 2003 ACM SIGPLAN Notices, Proceedings of the 18th ACM SIGPLAN conference on Object-oriented programing, systems, languages, and applications, Volume 38 Issue 11

Full text available: pdf(348.88 KB) Additional Information: full citation, abstract, references, index terms

Java workloads are becoming increasingly prominent on various platforms ranging from embedded systems, over general-purpose computers to high-end servers. Understanding the implications of all the aspects involved when running Java workloads, is thus extremely important during the design of a system that will run such workloads. In other words, understanding the interaction between the Java application, its input and the virtual machine it runs on, is key to a succesful design. The goal of this ...

Keywords: Java workloads, performance analysis, statistical data analysis, virtual machine technology, workload characterization

2 Java bytecode to native code translation: the caffeine prototype and preliminary results Cheng-Hsueh A. Hsieh, John C. Gyllenhaal, Wen-mei W. Hwu



Publisher Site

Full text available: pdf(1.03 MB) Additional Information: full citation, abstract, references, citings, index terms

The Java bytecode language is emerging as a software distribution standard. With major vendors committed to porting the Java run-time environment to their platforms, programs in Java bytecode are expected to run without modification on multiple platforms. These first generation run-time environments rely on an interpreter to bridge the gap between the bytecode instructions and the native hardware. This interpreter approach is sufficient for specialized applications such as Internet browsers wher ...

3 Exploiting Java instruction/thread level parallelism with horizontal multithreading Kenji Watanabe, Wanming Chu, Yamin Li

January 2001 Australian Computer Science Communications, Proceedings of the 6th Australasian conference on Computer systems architecture, Volume 23 Issue

Full text available: pdf(787.34 KB) Additional Information: full citation, abstract, references

h cf g e

Java bytecodes can be executed with the following three methods: a Java interpretor running on a particular machine interprets bytecodes; a Just-In-Time (JIT) compiler translates bytecodes to the native primitives of the particular machine and the machine executes the translated codes; and a Java processor executes bytecodes directly. The first two methods require no special hardware support for the execution of Java bytecodes and are widely used currently. The last method requires an embedded J ...

Techniques for obtaining high performance in Java programs Iffat H. Kazi, Howard H. Chen, Berdenia Stanley, David J. Lilja September 2000 ACM Computing Surveys (CSUR), Volume 32 Issue 3

Full text available: pdf(816.13 KB)

Additional Information: full citation, abstract, references, citings, index terms

This survey describes research directions in techniques to improve the performance of programs written in the Java programming language. The standard technique for Java execution is interpretation, which provides for extensive portability of programs. A Java interpreter dynamically executes Java bytecodes, which comprise the instruction set of the Java Virtual Machine (JVM). Execution time performance of Java programs can be improved through compilation, possibly at the expense of portabili ...

**Keywords**: Java, Java virtual machine, bytecode-to-source translators, direct compilers, dynamic compilation, interpreters, just-in-time compilers

5 <u>Using complete system simulation to characterize SPECjvm98 benchmarks</u> Tao Li, Lizy Kurian John, Vijaykrishnan Narayanan, Anand Sivasubramaniam, Jyotsna Sabarinathan, Anupama Murthy May 2000 **Proceedings of the 14th international conference on Supercomputing** 

Full text available: pdf(1.66 MB)

Additional Information: full citation, abstract, references, citings, index

Complete system simulation to understand the influence of architecture and operating systems on application execution has been identified to be crucial for systems design. While there have been previous attempts at understanding the architectural impact of Java programs, there has been no prior work investigating the operating system (kernel) activity during their executions. This problem is particularly interesting in the context of Java since it is not only the application that can invoke ...

terms

<sup>6</sup> A single intermediate language that supports multiple implementations of exceptions Norman Ramsey, Simon Peyton Jones

May 2000 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, Volume 35 Issue 5

Full text available: pdf(900.75 KB)

Additional Information: full citation, abstract, references, citings, index terms

We present mechanisms that enable our compiler-target language, C--, to express four of the best known techniques for implementing exceptions, all within a single, uniform framework. We define the mechanisms precisely, using a formal operational semantics. We also show that exceptions need not require special treatment in the optimizer; by introducing extra dataflow edges, we make standard optimization techniques work even on programs that use exceptions. Our approach clarifies the design s ...

7 Technical correspondence: The simplest heuristics may be the best in Java JIT compilers
Part of the simplest heuristics may be the best in Java JIT compilers

Jonathan L. Schilling

February 2003 ACM SIGPLAN Notices, Volume 38 Issue 2

Full text available: pdf(1.00 MB)

Additional Information: full citation, abstract, references

The simplest strategy in Java just-in-time (JIT) compilers is to compile each Java method the first time it is called. However, better performance can often be obtained by selectively compiling methods based on heuristics of how often they are likely to be called during the rest of the program's execution. Various heuristics are examined when used as part of the Caldera UNIX Java JIT compiler. The simplest heuristics involving the number of times the method has executed so far and the size of th ...

Keywords: JIT, Java, heuristics, just-in-time compiler, performance, selective compilation

Design, implementation, and evaluation of optimizations in a just-in-time compiler Kazuaki Ishizaki, Motohiro Kawahito, Toshiaki Yasue, Mikio Takeuchi, Takeshi Ogasawara, Toshio Suganuma, Tamiya Onodera, Hideaki Komatsu, Toshio Nakatani June 1999 Proceedings of the ACM 1999 conference on Java Grande

Full text available: pdf(1.09 MB)

Additional Information: full citation, references, citings, index terms

<sup>9</sup> Compiling scheme to JVM bytecode:: a performance study

Bernard Paul Serpette, Manuel Serrano

September 2002 ACM SIGPLAN Notices, Proceedings of the seventh ACM SIGPLAN international conference on Functional programming, Volume 37 Issue 9

Full text available: pdf(298.96 KB) Additional Information: full citation, abstract, references, index terms

We have added a Java virtual machine (henceforth JVM) bytecode generator to the optimizing Scheme-to-C compiler Bigloo. We named this new compiler BiglooJVM. We have used this new compiler to evaluate how suitable the JVM bytecode is as a target for compiling strict functional languages such as Scheme. In this paper, we focus on the performance issue. We have measured the execution time of many Scheme programs when compiled to C and when compiled to JVM. We found that for each benchmark, at leas ...

Keywords: Java virtual machine, compilation, functional languages, scheme

Optimizing indirect branch prediction accuracy in virtual machine interpreters
 M. Anton Ertl, David Gregg

May 2003 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation, Volume 38 Issue 5

Full text available: pdf(190.05 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>index terms</u>, review

Interpreters designed for efficiency execute a huge number of indirect branches and can spend more than half of the execution time in indirect branch mispredictions. Branch target buffers are the best widely available form of indirect branch prediction; however, their prediction accuracy for existing interpreters is only 2%--50%. In this paper we investigate two methods for improving the prediction accuracy of BTBs for interpreters: replicating virtual machine (VM) instructions and combining seq ...

**Keywords**: branch prediction, branch target buffer, code replication, interpreter, superinstruction

11 Dynamic native optimization of interpreters

Gregory T. Sullivan, Derek L. Bruening, Iris Baron, Timothy Garnett, Saman Amarasinghe June 2003 Proceedings of the 2003 workshop on Interpreters, Virtual Machines and

E	m		b	+	_	rs
⊏		u			u	

Full text available: pdf(150.25 KB) Additional Information: full citation, abstract, references, index terms

For domain specific languages, "scripting languages", dynamic languages, and for virtual machine-based languages, the most straightforward implementation strategy is to write an interpreter. A simple interpreter consists of a loop that fetches the next bytecode, dispatches to the routine handling that bytecode, then loops. There are many ways to improve upon this simple mechanism, but as long as the execution of the program is driven by a representation of the program other than as a stream of n ...

12 Research sessions: path indexing: Covering indexes for branching path queries
Raghav Kaushik, Philip Bohannon, Jeffrey F Naughton, Henry F Korth
June 2002 Proceedings of the 2002 ACM SIGMOD international conference on
Management of data

Full text available: pdf(1.37 MB)

Additional Information: full citation, abstract, references, citings, index terms

In this paper, we ask if the traditional relational query acceleration techniques of summary tables and covering indexes have analogs for branching path expression queries over tree-or graph-structured XML data. Our answer is yes --- the forward-and-backward index already proposed in the literature can be viewed as a structure analogous to a summary table or covering index. We also show that it is the smallest such index that covers all branching path expression queries. While this index is ver ...

13 An architectural framework for migration from CISC to higher performance platforms Gabriel M. Silberman, Kemal Ebcioğlu

August 1992 Proceedings of the 6th international conference on Supercomputing

Full text available: pdf(2.04 MB)

Additional Information: full citation, abstract, references, citings, index terms

We describe a novel architectural framework that allows software applications written for a given Complex Instruction Set Computer (CISC) to migrate to a different, higher performance architecture, without a significant investment on the part of the application user or developer. The framework provides a hardware mechanism for seamless switching between two instruction sets, resulting in a machine that enhances application performance while keeping the same program behavior (from a user per ...

14 An out-of-order execution technique for runtime binary translators
Bich C. Le

October 1998 Proceedings of the eighth international conference on Architectural support for programming languages and operating systems,  $Volume\ 32$ , 33 Issue 5, 11

Full text available: pdf(1.04 MB)

Additional Information: full citation, abstract, references, citings, index terms

A dynamic translator emulates an instruction set architecture by translating source instructions to native code during execution. On statically-scheduled hardware, higher performance can potentially be achieved by reordering the translated instructions; however, this is a challenging transformation if the source architecture supports precise exception semantics, and the user-level program is allowed to register exception handlers. This paper presents a software technique which allows a translato ...

15 <u>Dynamo: a transparent dynamic optimization system</u> Vasanth Bala, Evelyn Duesterwald, Sanjeev Banerija

May 2000 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, Volume 35 Issue 5

Full text available: pdf(156.03 KB) Additional Information: full citation, abstract, references, citings, index

h c g e cf

#### terms

We describe the design and implementation of Dynamo, a software dynamic optimization system that is capable of transparently improving the performance of a native instruction stream as it executes on the processor. The input native instruction stream to Dynamo can be dynamically generated (by a JIT for example), or it can come from the execution of a statically compiled native binary. This paper evaluates the Dynamo system in the latter, more challenging situation, in order to emphasize the ...

#### 16 Native code compilation of Erlang's bit syntax

Per Gustafsson, Konstantinos Sagonas

October 2002 Proceedings of the 2002 ACM SIGPLAN workshop on Erlang

Full text available: pdf(196.81 KB) Additional Information: full citation, abstract, references, citings

Erlang's bit syntax caters for flexible pattern matching on bit streams (objects known as binaries). Binaries are nowadays heavily used in typical Erlang applications such as protocol programming, which in turn has created a need for efficient support of the basic operations on binaries. To this effect, we describe a scheme for efficient native code compilation of Erlang's bit syntax. The scheme relies on partial translation for avoiding code explosion, an ...

#### 17 Efficient and language-independent mobile programs

Ali-Reza Adl-Tabatabai, Geoff Langdale, Steven Lucco, Robert Wahbe

May 1996 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 1996 conference on Programming language design and implementation, Volume 31 Issue 5

Full text available: pdf(1.03 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

This paper evaluates the design and implementation of Omniware: a safe, efficient, and language-independent system for executing mobile program modules. Previous approaches to implementing mobile code rely on either language semantics or abstract machine interpretation to enforce safety. In the former case, the mobile code system sacrifices universality to gain safety by dictating a particular source language or type system. In the latter case, the mobile code system sacrifices performance to ga ...

## 18 Split-stream dictionary program compression

Steven Lucco

May 2000 ACM SIGPLAN Notices, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, Volume 35 Issue 5

Full text available: pdf(89.99 KB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

This paper describes split-stream dictionary (SSD) compression, a new technique for transforming programs into a compact, interpretable form. We define a compressed program as interpretable when it can be decompressed at basic-block granularity with reasonable efficiency. The granularity requirement enables interpreters or just-in-time (JIT) translators to decompress basic blocks incrementally during program execution. Our previous approach to interpretable compression, the Byte-coded RISC ...

Keywords: compression, runtime system, virtual machine

### 19 Measuring Experimental Error in Microprocessor Simulation

Rajagopalan Desikan, Doug Burger, Stephen W. Keckler
June 2001 Proceedings of the 28th annual international symposium on Computer
architecture

Full text available: pdf(237.69 KB)



Additional Information: full citation, abstract, citings, index terms

Abstract: We measure the experimental error that arises from the use of non-validated simulators in computer architecture research, with the goal of increasing the rigor of simulation- based studies. We describe the methodology that we used to validate a microprocessor simulator against a Compaq DS-10L workstation, which contains an Alpha 21264 processor. Our evaluation suite consists of a set of 21 microbenchmarks that stress different aspects of the 21264 microarchitecture. Using the microbenc ...

<sup>20</sup> Measuring experimental error in microprocessor simulation

Rajagopalan Desikan, Doug Burger, Stephen W. Keckler

May 2001 ACM SIGSOFT Software Engineering Notes, Proceedings of the 2001 symposium on Software reusability: putting software reuse in context,

Volume 26 Issue 3

Full text available: pdf(1.03 MB)

Additional Information: full citation, references, index terms

Results 1 - 20 of 200

Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u> next

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player



Subscribe (Full Service) Register (Limited Service, Free) Login

Search: • The ACM Digital Library O The Guide

US Patent & Trademark Office

:1±:liteti

# THE ACM DIGITALIBRARY

Feedback Report a problem Satisfaction survev

Toba: Java For Applications: A Way Ahead of Time (WAT) Compiler

Source

Technical Report: TR97-01 Year of Publication: 1997

**Authors** 

Todd A. Proebsting **Gregg Townsend** Patrick Bridges John H. Hartman Tim Newsham Scott A. Watterson

Publisher University of Arizona Tucson, AZ, USA

Additional Information: abstract citings collaborative colleagues

**Tools and Actions:** 

Discussions

Find similar Technical Reports Review this Technical Report

Save this Technical Report to a Binder

Display in BibTex Format

#### **↑ ABSTRACT**

Toba is a system for generating efficient standalone Java applications. Toba includes a Javabytecode-to-C compiler, a garbage collector, a threads package, and Java API support. Tobacompiled Java applications execute 1.5--10 times faster than interpreted and Just-In-Time compiled applications.

#### ↑ CITINGS 4

Bill Lin, Software synthesis of process-based concurrent programs, Proceedings of the 35th annual conference on Design automation conference, p.502-505, June 15-19, 1998, San Francisco, California, United States

Frederick Smith, Greg Morrisett, Comparing mostly-copying and mark-sweep conservative collection, ACM SIGPLAN Notices, v.34 n.3, p.68-78, March 1999

Matt Newsome, Des Watson, Proxy compilation of dynamically loaded Java classes with MoJo, ACM SIGPLAN Notices, v.37 n.7, July 2002

Ole Agesen, David Detlefs, Alex Garthwaite, Ross Knippel, Y. S. Ramakrishna, Derek White, An efficient meta-lock for implementing ubiquitous synchronization, ACM SIGPLAN Notices, v.34 n.10, p.207-222, Oct. 1999

#### **↑ Collaborative Colleagues:**

Patrick Bridges:

<u>Andy Bavier</u>

Larry P. Peterson

Peter Bigot

Rob Piltz

Peter A. Bigot

Todd Proebsting

С

Todd A. Proebsting John Hartman Oliver Spatscheck John H. Hartman John J. Hartman Gregg Townsend **Brady Montz** Scott A. Watterson Tim Newsham Larry Peterson Larry L. Peterson

John H. Hartman:

Mary G. Baker Scott Baker **Andy Bavier** Peter Bigot Patrick Bridges Peter M Chen Ann L. C Drapeau Garth Gibson Garth A. Gibson Jørgen S. Hansen

Randy H. Katz Michael D. Kupfer Edward K Lee Ethan L. Miller **Brady Montz** Tim Newsham John K. Ousterhout David A. Patterson Larry L. Peterson

Larry P. Peterson

Rob Piltz Todd Proebsting Todd A. Proebsting Prasenjit Sarkar Ken W. Shirriff Tammo Spalink Oliver Spatscheck Rajesh Sundaram Gregg Townsend Scott A. Watterson

Larry L. Peterson

Oliver Spatscheck

Rajesh Sundaram

**Gregg Townsend** 

Gregg M. Townsend

Scott A. Watterson

Benjamin R. Whaley

Tim Newsham:

Patrick Bridges <u>John H. Hartman</u> Todd A. Proebsting **Gregg Townsend** Scott A. Watterson

Todd A. Proebsting: Andy Bavier

Peter A. Bigot Patrick Bridges Christian S. Collberg

Saumya K. Debray Dawson R. Engler Jens Ernst William Evans

Sean Davey

Charles N. Fischer Achyutram Bhamidipaty Christopher W. Fraser Rob Piltz David R. Hanson

John H. Hartman John J. Hartman Robert R. Henry Steven M. Kurlander Steven Lucco

**Brady Montz** Tim Newsham

Gregg Townsend: Gregory R. Andrews

Patrick Bridges Michael Coffin Irving Elshoff William Evans John H. Hartman David Kirkpatrick Tim Newsham Kelvin Nilson Ronald A. Olsson Todd A. Proebsting

Titus Purdin Scott A. Watterson

Saumya K. Debray

Scott A. Watterson: Patrick Bridges

cf

John H. Hartman Robert Muth Tim Newsham Todd A. Proebsting **Gregg Townsend** 

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2004 ACM, Inc. Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player

